• Home
  • :
  • Community
  • :
  • Cadence Community

Community

|

Find in-depth technical information in our Forums

Cadence Members

Login with a Cadence account.

LOG IN

Not a member yet?

Register | Membership benefits
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence on the Beat
  • Cadence Support
  • Custom IC Design
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • The India Circuit
  • Insights on Culture
  • Mixed-Signal Design
  • PCB Design
  • PCB、IC封装:设计与仿真分析
  • RF Design
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica, Design, and Verification IP
  • Whiteboard Wednesdays
  • Archive
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles
  • Paul McLellan
    Sunday Brunch Video for 8th December 2019
    By Paul McLellan | 8 Dec 2019
    https://youtu.be/3gP0Z02MVps Made at Salinas River State Park (camera Carey Guo) Monday: The Photonics Summit 2019: Hybrid Lasers Tuesday: Cadence to Acquire AWR Wednesday: "If You Can Get Your Ship into Orbit, You're Halfway to An...
    0 Comments
    Tags:
    sunday brunch
  • Paul McLellan
    System in Package, Why Now?
    By Paul McLellan | 6 Dec 2019
    At HOT CHIPS this summer, one of the things I noticed was just how many of the designs being presented were in some form of 3D packaging with multiple die. I wrote about many of them in my post HOT CHIPS: Chipletifying Designs . At last year's HOT...
    0 Comments
    Tags:
    chiplet | 3DIC | more than Moore | moore's law
  • Aravind  R
    Library Characterization Tidbits: Creating Statistical Libraries for Standard Cells and IO Cells
    By Aravind R | 5 Dec 2019
    Let’s read how you can use the Liberate Variety statistical characterization solution of the Cadence Liberate Characterization Portfolio for generating the statistical characterization models for standard cell libraries.
    0 Comments
    Tags:
    local variation | statistical characterization | AOCV | characterization | liberate trio | mismatch analysis | Liberate Variety | Monte Carlo | standard cells | global variation | lvf | Liberate | Liberate Characterization Portfolio
  • Parula
    Virtuosity: 针对高级工艺节点器件级布线的工具 – Generate Trunks
    By Parula | 5 Dec 2019
    Trunk Generation 创新功能,不仅实现干线自动化,提高生产效率,还提供完整的Pin to Trunk 流程的自定义选项.
    0 Comments
    Tags:
    Trunk generation | Interactive Routing | Chinese blog | Pin to Trunk | Cadence blogs | ICADVM18.1 | Virtuoso Space-based Router | Layout EXL | Layout Suite | trunk creation | Virtuoso | Generate Trunk | EM Trunk Optimization | Custom IC Design | space based router | Virtuoso Layout Suite | Custom IC
  • Paul McLellan
    Photonics Summit: Lumerical-Cadence Flow
    By Paul McLellan | 5 Dec 2019
    James Pond, the CTO of Lumerical, wrapped up the Photonics Summit recently. He started by giving an overview of the Lumerical-Cadence flow but the real focus of his short presentation was creating robust designs using photonics inverse design, or PID...
    0 Comments
    Tags:
    curvycore | Lumerical | silicon photonics | Virtuoso | photonics
<>